

9 a third external terminal for receiving a write enable signal;

10 a fourth external terminal for receiving a signal which is used for designating one of said operational modes; and

3
15 control means for controlling the operation of access to a memory cell on the basis of said operational mode which is designated,

13
20 wherein said operational mode is designated in response to said column address strobe signal being at a logic "low" level, said write enable signal being at a logic "low" level and said signal being at a first predetermined logic level when said row address strobe signal is at a transitional logic level corresponding to a falling edge.

15. An address multiplex dynamic RAM according to claim 14, wherein said fourth external terminal is an address terminal.

3
16. An address multiplex dynamic RAM according to claim 2
15, wherein data is written to ^{into one of said} a memory cell ^{cells} on the basis of said operational mode.

4
17. An address multiplex dynamic RAM according to claim 3
16, wherein said ^{one of said cells} memory cell is designated on the basis of an address signal supplied to said fourth external terminal. 2